E-Proceedings

Dear Sir/Madam,

Access to the full-text article is avaliable at US $39.90 per article.

By purchasing this article I have agreed to the Terms & Conditions and Privacy Policy.

DOI		10.3850/978-981-08-7302-8_1406
Article		Fast and Efficient Implementation of AES on FPGA using Polynomial Notation for Mix Column and Inverse Mix Column
Author(s)		N. Shylashree, V. Sridhar, K. L. Prabhasa

Accepts: PayPal & Credit Cards


	Please remember to PRESS RETURN from PayPal Payment Success page, to have instant access to the paper.